



Welcome United States Patent and Trademark Office

## Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((algorithm or description) and hardware and software and clock)  
<in>metadata)"



Your search matched **84** of **1222090** documents.

A maximum of **84** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

## » Search Options

[View Session History](#)[New Search](#)

## » Other Resources

(Available For Purchase)

## Top Book Results

[The Cache Coherence  
Problem in Shared-Memory  
Multiprocessors](#)

by Tartalja, I.;  
Milutinovi&acutec;, V.;

[View All 1 Result\(s\)](#)

## » Key

IEEE JNL	IEEE Journal or Magazine
IEEE JNL	IEEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEEE CNF	IEEE Conference Proceeding
IEEE STD	IEEE Standard

## Modify Search

(((algorithm or description) and hardware and software and clock)<in>me

☐ Check to search only within this results set

Display  
Format:

☒ Citation ☐ Citation & Abstract

Select Article Information

View: [1-25](#) | [26-50](#)

- ☐ **51. Rapid prototyping of JPEG encoder using the ASIP developi  
PEAS-III**  
Kobayashi, S.; Mita, K.; Takeuchi, Y.; Imai, M.;  
Acoustics, Speech, and Signal Processing, 2003. Proceedings. ( 2003 IEEE International Conference on  
Volume 2, 6-10 April 2003 Page(s):II - 485-8 vol.2  
Digital Object Identifier 10.1109/ICASSP.2003.1202409  
[AbstractPlus](#) | Full Text: [PDF](#)(364 KB) IEEE CNF
- ☐ **52. Speaking partner: an ARM7-based multimedia handheld dev**  
Wonyong Sung; Hoseok Chang; Wonchul Lee; Suhong Ryu;  
Signal Processing Systems, 2002. (SIPS '02). IEEE Workshop on  
16-18 Oct. 2002 Page(s):218 - 221  
[AbstractPlus](#) | Full Text: [PDF](#)(431 KB) IEEE CNF
- ☐ **53. Chaotic communications through arbitrary attenuation: a ha  
demonstration**  
Fleming-Dahl, A.;  
Global Telecommunications Conference, 2001. GLOBECOM '01  
Volume 1, 25-29 Nov. 2001 Page(s):191 - 196 vol.1  
Digital Object Identifier 10.1109/GLOCOM.2001.965105  
[AbstractPlus](#) | Full Text: [PDF](#)(782 KB) IEEE CNF
- ☐ **54. Micro-jump screening station for GPS user equipment**  
Vittorini, L.D.;  
Frequency Control Symposium, 1997., Proceedings of the 1997  
International  
28-30 May 1997 Page(s):373 - 381  
Digital Object Identifier 10.1109/FREQ.1997.638570  
[AbstractPlus](#) | Full Text: [PDF](#)(492 KB) IEEE CNF
- ☐ **55. Small: A programming language for state machine design**  
Norvell, T.S.;  
Electrical and Computer Engineering, 1997. IEEE 1997 Canadian  
on  
Volume 1, 25-28 May 1997 Page(s):8 - 11 vol.1

Digital Object Identifier 10.1109/CCECE.1997.614776

[AbstractPlus](#) | Full Text: [PDF\(336 KB\)](#) IEEE CNF

- ☐ **56. An energy-efficient reconfigurable public-key cryptography**  
Goodman, J.; Chandrakasan, A.P.;  
Solid-State Circuits, IEEE Journal of  
Volume 36, Issue 11, Nov. 2001 Page(s):1808 - 1820  
Digital Object Identifier 10.1109/4.962304  
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(440 KB\)](#) IEEE JNL
  
- ☐ **57. Identifying program power phase behavior using power vect**  
Ischi, C.; Martonosi, M.;  
Workload Characterization, 2003. WWC-6. 2003 IEEE Internation  
on  
27 Oct. 2003 Page(s):108 - 118  
Digital Object Identifier 10.1109/WWC.2003.1249062  
[AbstractPlus](#) | Full Text: [PDF\(840 KB\)](#) IEEE CNF
  
- ☐ **58. Incorporating speculative execution into scheduling of conti**  
**intensive behavioral descriptions**  
Lakshminarayana, G.; Raghunathan, A.; Jha, N.K.;  
Design Automation Conference, 1998. Proceedings  
15-19 Jun 1998 Page(s):108 - 113  
[AbstractPlus](#) | Full Text: [PDF\(628 KB\)](#) IEEE CNF
  
- ☐ **59. A CSIC implementation with POCSAG decoder and microcoi**  
**paging applications**  
Lim, J.Y.; Kim, M.; Cho, J.H.; O, L.S.; Kim, Y.J.; Kim, H.Y.;  
Design Automation Conference, 1995. Proceedings of the ASP-[  
'95/VLSI '95., IFIP International Conference on Hardware Descrip  
Languages; IFIP International Conference on Very Large Scale II  
Asian and South Pacific  
29 Aug.-1 Sept. 1995 Page(s):107 - 112  
Digital Object Identifier 10.1109/ASPDAC.1995.486210  
[AbstractPlus](#) | Full Text: [PDF\(476 KB\)](#) IEEE CNF
  
- ☐ **60. Use of common time base for checkpointing and rollback re**  
**distributed system**  
Ramanathan, P.; Shin, K.G.;  
Software Engineering, IEEE Transactions on  
Volume 19, Issue 6, June 1993 Page(s):571 - 583  
Digital Object Identifier 10.1109/32.232022  
[AbstractPlus](#) | Full Text: [PDF\(1056 KB\)](#) IEEE JNL
  
- ☐ **61. Implementation of a low power motion detection camera pro**  
**a CMOS Image Sensor**  
Suh Ho Lee; Seon Wook Kim; Suki Kim;  
Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004  
Symposium on  
Volume 2, 23-26 May 2004 Page(s):II - 737-40 Vol.2  
[AbstractPlus](#) | Full Text: [PDF\(407 KB\)](#) IEEE CNF
  
- ☐ **62. PC based, IEEE signal & test description standard, synthetic**  
Cornish, M.; Hazelwood, R.; Gorringer, C.;  
AUTOTESTCON 2003. IEEE Systems Readiness Technology C  
Proceedings  
22-25 Sept. 2003 Page(s):411 - 418  
Digital Object Identifier 10.1109/AUTEST.2003.1243606

[AbstractPlus](#) | Full Text: [PDF](#)(889 KB) IEEE CNF

- ☐ **63. A configurable 5-D packet classification engine with 4Mpack throughput for high-speed data networking**  
Singh, K.;  
Solid-State Circuits Conference, 2000. Digest of Technical Paper  
2000 IEEE International  
7-9 Feb. 2000 Page(s):82 - 83, 449  
Digital Object Identifier 10.1109/ISSCC.2000.839701  
[AbstractPlus](#) | Full Text: [PDF](#)(266 KB) IEEE CNF
  
- ☐ **64. Retiming for circuits with enable registers**  
Martin, H.-G.;  
EUROMICRO 96. 'Beyond 2000: Hardware and Software Design  
Proceedings of the 22nd EUROMICRO Conference  
2-5 Sept. 1996 Page(s):275 - 280  
Digital Object Identifier 10.1109/EURMIC.1996.546392  
[AbstractPlus](#) | Full Text: [PDF](#)(448 KB) IEEE CNF
  
- ☐ **65. Alpha architecture: Hardware implementation and software implications**  
Meyer, D.;  
Computer Design: VLSI in Computers and Processors, 1992. ICCD  
Proceedings., IEEE 1992 International Conference on  
11-14 Oct. 1992 Page(s):4 - 5  
Digital Object Identifier 10.1109/ICCD.1992.276216  
[AbstractPlus](#) | Full Text: [PDF](#)(128 KB) IEEE CNF
  
- ☐ **66. An integrated system for rapid prototyping of high performance specific data paths**  
Chen, D.C.; Guerra, L.M.; Ng, E.H.; Potkonjak, M.; Schultz, D.P.;  
Application Specific Array Processors, 1992. Proceedings of the  
Conference on  
4-7 Aug. 1992 Page(s):134 - 148  
Digital Object Identifier 10.1109/ASAP.1992.218576  
[AbstractPlus](#) | Full Text: [PDF](#)(620 KB) IEEE CNF
  
- ☒ **67. Using VHDL for HW/SW co-specification**  
Ecker, W.;  
Design Automation Conference, 1993, with EURO-VHDL '93. Proc  
EURO-DAC '93. European  
20-24 Sept. 1993 Page(s):500 - 505  
Digital Object Identifier 10.1109/EURDAC.1993.410683  
[AbstractPlus](#) | Full Text: [PDF](#)(444 KB) IEEE CNF
  
- ☐ **68. Incorporating speculative execution into scheduling of control intensive designs**  
Lakshminarayana, G.; Raghunathan, A.; Jha, N.K.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE  
on  
Volume 19, Issue 3, March 2000 Page(s):308 - 324  
Digital Object Identifier 10.1109/43.833200  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(408 KB) IEEE JNL
  
- ☐ **69. Rapid prototyping of JPEG encoder using the ASIP development PEAS-III**  
Kobayashi, S.; Mita, K.; Takeuchi, Y.; Imai, M.;  
Multimedia and Expo, 2003. ICME '03. Proceedings. 2003 International  
Conference on

Volume 1, 6-9 July 2003 Page(s):1 - 149-52 vol.1  
Digital Object Identifier 10.1109/ICME.2003.1220876  
[AbstractPlus](#) | Full Text: [PDF\(359 KB\)](#) IEEE CNF

- ☐ **70. A low-power generator-based FIFO using ring pointers and sensing**  
Fenstermaker, L.R.; O'Conner, K.J.;  
Solid-State Circuits Conference, 1993. Digest of Technical Paper  
ISSCC., 1993 IEEE International  
24-26 Feb. 1993 Page(s):242 - 243, 295  
Digital Object Identifier 10.1109/ISSCC.1993.280031  
[AbstractPlus](#) | Full Text: [PDF\(460 KB\)](#) IEEE CNF
  
- ☐ **71. An RTL Verilog processor**  
Jamal, H.; Khan, S.; Hameed, F.; Saeed, S.; Pasha, M.;  
Microelectronics, 2003. ICM 2003. Proceedings of the 15th International  
Conference on  
9-11 Dec. 2003 Page(s):23 - 26  
Digital Object Identifier 10.1109/ICM.2003.1287713  
[AbstractPlus](#) | Full Text: [PDF\(1450 KB\)](#) IEEE CNF
  
- ☐ **72. Instruction set extension for fast elliptic curve cryptography finite fields  $GF(2^m)$**   
Groszschädl, J.; Kamendje, G.-A.;  
Application-Specific Systems, Architectures, and Processors, 2003  
Proceedings. IEEE International Conference on  
24-26 June 2003 Page(s):455 - 468  
[AbstractPlus](#) | Full Text: [PDF\(1180 KB\)](#) IEEE CNF
  
- ☐ **73. Architecture of an image rendering co-processor for MPEG-4**  
Berekovic, M.; Pirsch, P.; Selinger, T.; Wels, K.-I.; Miro, C.; Lafage, C.; Ghigo, G.;  
Application-Specific Systems, Architectures, and Processors, 2000  
Proceedings. IEEE International Conference on  
10-12 July 2000 Page(s):15 - 24  
Digital Object Identifier 10.1109/ASAP.2000.862374  
[AbstractPlus](#) | Full Text: [PDF\(308 KB\)](#) IEEE CNF
  
- ☐ **74. The design of a preprocess module for the distributed processing of ECG signal**  
Kyoung-Joung Lee; Hyung-Ro Yoon; Myoung-Ho Lee;  
Engineering in Medicine and Biology Society, 1988. Proceedings  
International Conference of the IEEE  
4-7 Nov. 1988 Page(s):27 - 28 vol.1  
Digital Object Identifier 10.1109/IEMBS.1988.94387  
[AbstractPlus](#) | Full Text: [PDF\(140 KB\)](#) IEEE CNF
  
- ☐ **75. System prototype design for a 16-kbps adaptive vector quantization waveform coder**  
Foster, J.; Ardalan, S.;  
Southeastcon '90. Proceedings., IEEE  
1-4 April 1990 Page(s):269 - 271 vol.1  
Digital Object Identifier 10.1109/SECON.1990.117814  
[AbstractPlus](#) | Full Text: [PDF\(216 KB\)](#) IEEE CNF

View: [1-25](#) | [26-50](#)



**THIS PAGE LEFT BLANK**



Welcome United States Patent and Trademark Office

## Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((algorithm or description) and hardware and software and clock)  
<in>metadata)"

e-mail

Your search matched **84** of **1222090** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance in Descending** order.

## » Search Options

[View Session History](#)[New Search](#)

## » Other Resources

(Available For Purchase)

## Top Book Results

[The Cache Coherence  
Problem in Shared-Memory  
Multiprocessors](#)

by Tartalja, I.;  
Milutinovi&acute;, V.;

[View All 1 Result\(s\)](#)

## » Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

## Modify Search

☐ Check to search only within this results set

Display  
Format:

☒ Citation ☐ Citation & Abstract

Select Article Information

View: 1-25 | 26-50

- ☐ 1. **C for system level design**  
 Arnout, G.;  
 Design, Automation and Test in Europe Conference and Exhibit Proceedings  
 9-12 March 1999 Page(s):384 - 386  
 Digital Object Identifier 10.1109/DATE.1999.761151  
[AbstractPlus](#) | Full Text: [PDF](#)(60 KB) IEEE CNF
- ☐ 2. **Fault-tolerant clock synchronization in distributed systems**  
 Ramanathan, P.; Shin, K.G.; Butler, R.W.;  
 Computer  
 Volume 23, Issue 10, Oct. 1990 Page(s):33 - 42  
 Digital Object Identifier 10.1109/2.58235  
[AbstractPlus](#) | Full Text: [PDF](#)(1012 KB) IEEE JNL
- ☐ 3. **Implementing C designs in hardware: a full-featured ANSI C Verilog compiler in action**  
 Soderman, D.; Panchul, Y.;  
 Verilog HDL Conference and VHDL International Users Forum, 1998 Proceedings., 1998 International  
 16-19 March 1998 Page(s):22 - 29  
 Digital Object Identifier 10.1109/IVC.1998.660676  
[AbstractPlus](#) | Full Text: [PDF](#)(600 KB) IEEE CNF
- ☐ 4. **Hardware-assisted software clock synchronization for homogeneous distributed systems**  
 Ramanathan, P.; Kandlur, D.D.; Shin, K.G.;  
 Computers, IEEE Transactions on  
 Volume 39, Issue 4, April 1990 Page(s):514 - 524  
 Digital Object Identifier 10.1109/12.54844  
[AbstractPlus](#) | Full Text: [PDF](#)(944 KB) IEEE JNL
- ☐ 5. **An optimal internal clock synchronization algorithm**  
 Fetzer, C.; Cristian, F.;  
 Computer Assurance, 1995. COMPASS '95. Systems Integrity, S

and Process Security'. Proceedings of the Tenth Annual Conference  
25-29 June 1995 Page(s):187 - 196  
Digital Object Identifier 10.1109/CMPASS.1995.521898  
[AbstractPlus](#) | Full Text: [PDF](#)(724 KB) IEEE CNF


- ☐ **6. Synchronized Clock for DMS-100 Family**  
Munter, E.;  
Communications, IEEE Transactions on [legacy, pre - 1988]  
Volume 28, Issue 8, Part 2, Aug 1980 Page(s):1276 - 1284  
[AbstractPlus](#) | Full Text: [PDF](#)(672 KB) IEEE JNL
- ☐ **7. Transmission delays in hardware clock synchronization**  
Shin, K.G.; Ramanathan, P.;  
Computers, IEEE Transactions on  
Volume 37, Issue 11, Nov. 1988 Page(s):1465 - 1467  
Digital Object Identifier 10.1109/12.8720  
[AbstractPlus](#) | Full Text: [PDF](#)(288 KB) IEEE JNL
- ☐ **8. Hardware design and VLSI implementation of a byte-wise CRC chip**  
Sait, S.M.; Hasan, W.;  
Consumer Electronics, IEEE Transactions on  
Volume 41, Issue 1, Feb. 1995 Page(s):195 - 200  
Digital Object Identifier 10.1109/30.370327  
[AbstractPlus](#) | Full Text: [PDF](#)(452 KB) IEEE JNL
- ☐ **9. Design-space exploration of a cryptography algorithm**  
Sotiriou, C.P.; Papaefstathiou, Y.;  
Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings  
10th IEEE International Conference on  
Volume 2, 14-17 Dec. 2003 Page(s):858 - 861 Vol.2  
Digital Object Identifier 10.1109/ICECS.2003.1301922  
[AbstractPlus](#) | Full Text: [PDF](#)(1451 KB) IEEE CNF
- ☐ **10. HGA: A Hardware-Based Genetic Algorithm**  
Scott, S.D.; Samal, A.; Seth, S.;  
Field-Programmable Gate Arrays, 1995. FPGA '95. Proceedings  
International ACM Symposium on  
1995 Page(s):53 - 59  
[AbstractPlus](#) | Full Text: [PDF](#)(696 KB) IEEE CNF
- ☐ **11. Generating synchronous timed descriptions of digital receiver dynamic data flow system level configuration**  
Zepter, P.; Grotker, T.;  
European Design and Test Conference, 1994. EDAC, The European  
Conference on Design Automation. ETC European Test Conference  
EUROASIC, The European Event in ASIC Design, Proceedings.  
28 Feb.-3 March 1994 Page(s):672  
Digital Object Identifier 10.1109/EDTC.1994.326923  
[AbstractPlus](#) | Full Text: [PDF](#)(80 KB) IEEE CNF
- ☐ **12. VLSI architecture and FPGA implementation of ICE encryption**  
Fourmaris, A.P.; Sklavos, N.; Koufopavlou, O.;  
Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings  
10th IEEE International Conference on  
Volume 1, 14-17 Dec. 2003 Page(s):88 - 91 Vol.1  
Digital Object Identifier 10.1109/ICECS.2003.1301983  
[AbstractPlus](#) | Full Text: [PDF](#)(1597 KB) IEEE CNF

- ☐ **13. Synthesis and simulation of digital systems containing inter hardware and software components**  
Gupta, R.K.; Coelho, C.N., Jr.; De Micheli, G.;  
Design Automation Conference, 1992. Proceedings., 29th ACM/ 8-12 June 1992 Page(s):225 - 230  
Digital Object Identifier 10.1109/DAC.1992.227832  
[AbstractPlus](#) | Full Text: [PDF](#)(612 KB) IEEE CNF
  
- ☐ **14. An efficient reconfigurable architecture and implementation detection algorithm using Handle-C**  
Daggu Venkateshwar Rao; Muthukumar Venkatesan;  
Information Technology: Coding and Computing, 2004. Proceedi 2004. International Conference on  
Volume 2, 2004 Page(s):843 - 847 Vol.2  
Digital Object Identifier 10.1109/ITCC.2004.1286764  
[AbstractPlus](#) | Full Text: [PDF](#)(1453 KB) IEEE CNF
  
- ☐ **15. ASIP architecture implementation of channel equalization al: MIMO systems in WCDMA downlink**  
Jevic, F.R.; Cavallaro, J.R.; de Baynast, A.;  
Vehicular Technology Conference, 2004. VTC2004-Fall. 2004 IE Volume 3, 26-29 Sept. 2004 Page(s):1735 - 1739 Vol. 3  
Digital Object Identifier 10.1109/VETECF.2004.1400332  
[AbstractPlus](#) | Full Text: [PDF](#)(500 KB) IEEE CNF
  
- ☐ **16. Image processing algorithms on reconfigurable architecture HandelC**  
Muthukumar, V.; Rao, D.V.;  
Digital System Design, 2004. DSD 2004. Euromicro Symposium 31 Aug.-3 Sept. 2004 Page(s):218 - 226  
Digital Object Identifier 10.1109/DSD.2004.1333280  
[AbstractPlus](#) | Full Text: [PDF](#)(708 KB) IEEE CNF
  
- ☐ **17. Voting using predispositions**  
Blough, D.M.; Sullivan, G.F.;  
Reliability, IEEE Transactions on  
Volume 43, Issue 4, Dec. 1994 Page(s):604 - 616  
Digital Object Identifier 10.1109/24.370219  
[AbstractPlus](#) | Full Text: [PDF](#)(944 KB) IEEE JNL
  
- ☐ **18. An adaptive PMU based fault detection/location technique for transmission lines. II. PMU implementation and performance**  
Joe-Air Jiang; Ying-Hong Lin; Jun-Zhe Yang; Tong-Ming Too; Ch Power Delivery, IEEE Transactions on  
Volume 15, Issue 4, Oct. 2000 Page(s):1136 - 1146  
Digital Object Identifier 10.1109/61.891494  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(304 KB) IEEE JNL
  
- ☐ **19. Algorithm and architecture for a Galois field multiplicative al processor**  
Popovici, E.M.; Fitzpatrick, P.;  
Information Theory, IEEE Transactions on  
Volume 49, Issue 12, Dec. 2003 Page(s):3303 - 3307  
Digital Object Identifier 10.1109/TIT.2003.820026  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(323 KB) IEEE JNL
  
- ☐ **20. Design and validation of a fault-tolerant distributed clock**  
Fura, D.; Hill, T.; Raftery, M.;



Aerospace and Electronics Conference, 1988. NAECON 1988., I  
the IEEE 1988 National  
23-27 May 1988 Page(s):495 - 502 vol.2  
Digital Object Identifier 10.1109/NAECON.1988.195054  
[AbstractPlus](#) | Full Text: [PDF\(520 KB\)](#) IEEE CNF

- ☐ **21. Concurrent fault simulation on message passing multicomputer**  
Bose, S.; Agrawal, P.;  
Very Large Scale Integration (VLSI) Systems, IEEE Transactions  
Volume 6, Issue 2, June 1998 Page(s):332 - 342  
Digital Object Identifier 10.1109/92.678900  
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(216 KB\)](#) IEEE JNL
  
- ☐ **22. Software-controlled processor speed setting for low-power multimedia**  
Acquaviva, A.; Benini, L.; Ricco, B.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE  
on  
Volume 20, Issue 11, Nov. 2001 Page(s):1283 - 1292  
Digital Object Identifier 10.1109/43.959857  
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(160 KB\)](#) IEEE JNL
  
- ☐ **23. FPGA-based SAT solver architecture with near-zero synthesis overhead**  
Zhong, P.; Martonosi, M.; Ashar, P.;  
Computers and Digital Techniques, IEEE Proceedings-  
Volume 147, Issue 3, May 2000 Page(s):135 - 141  
Digital Object Identifier 10.1049/ip-cdt:20000482  
[AbstractPlus](#) | Full Text: [PDF\(644 KB\)](#) IEEE JNL
  
- ☐ **24. Use of hardware and software information processing in the example of an adaptive control**  
Reinemann, T.; Kasper, R.;  
Industrial Technology, 2003 IEEE International Conference on  
Volume 1, 10-12 Dec. 2003 Page(s):207 - 212 Vol.1  
Digital Object Identifier 10.1109/ICIT.2003.1290270  
[AbstractPlus](#) | Full Text: [PDF\(1445 KB\)](#) IEEE CNF
  
- ☐ **25. Hardware implementation of evolutionary digital filters**  
Abe, M.; Kawamata, M.;  
Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003  
Symposium on  
Volume 4, 25-28 May 2003 Page(s):IV-393 - IV-396 vol.4  
Digital Object Identifier 10.1109/ISCAS.2003.1205857  
[AbstractPlus](#) | Full Text: [PDF\(435 KB\)](#) IEEE CNF

 View: 1-25 | 26-50

Help Contact  
Sect

© Copyright 2005 IEEE

Indexed by  
 Inspec